<p>the next step would be to make the FPGA manipulate 33-bit-reversed and 38-bit values instead of making PyPy suffer JITting that</p>