<p>just noticed this amazing footnote in the HOPL paper on Verilog</p>
Attached image 0
Reply