<p>The SystemVerilog standard is wild. 1300 pages that manage to say absolutely nothing about how the language works</p>