OCamlot
Feed
Users
Log in/Register
<p>Every single Verilog programmer I have ever talked to: And whatever you do, do NOT generate a signal using logic and then try to use it as a clock</p><p>Me, using logic expression outputs as clocks on every single project I create:</p>
Attached file 0
Posted on 30th of Apr 2024
Reply
mcc
mcc@mastodon.social
1